



Scaling Challenges of FinFET Technology at Advanced Nodes & Its impact on SoC design

Srinivasa R Banna PhD

Fellow & Director of Advanced Device Architecture



GLOBALFOUNDRIES®


Outline

- Motivation
- SoC guidelines
- FinFET Scaling
 - Fin Scaling
 - Gate Pitch Scaling
- Future Directions
- Summary

Motivation (1/3)

Market needs drive technology offerings

- Wireless
- Mobile Computing
- Consumer
- IoT



Wireless Connectivity



Smartphones



Tablets




Portable consumer



DTV

- High Performance Computing



Microprocessors



Game consoles



Networking

- Wired Applications
- Networking



Graphics



DTV




Networking



Servers / Storage


Motivation (2/3)

Technology offering drives innovation




Motivation (3/3)

A Decade of FINFET R&D



SoC Guidelines



- $\geq 20\%$ performance uplift at iso power
- $\geq 35\%$ power reduction at iso performance
- Enable lowest V_{min} & highest V_{max}



FinFET Fin Scaling

Key fin parameters

- Fin Width (D_{fin})
- Fin Taper (T_{fin})
- Fin Space (S_{fin})
- Fin Height (H_{fin})
- Fin Pitch (FP)

Goal : Tighter, thinner and taller fins

3D FinFET View




Along gate direction

Fin Pitch Scaling

Impact on Std. Cells


- No. of fins / device
- Middle of Line (MoL) design
- Power Rail (PR) design
- Cell height
- SoC Performance, Power and Area (PPA)



Fin Pitch Scaling

Impact on SRAM

- # of fins/device
- MoL design
- Bitcell width
- Metal choices for BL, WL, Power supplies




Variable vs. Constant FP : Variable FP offers best area scaling

Fin Pitch Scaling

Impact on Lithography

- Litho cost drives process cost
- Litho choices: SADP¹ or SAQP²
- Photoresist, hard mask and spacer material choices
- Fin pitch scaling impact lithography choices and overall process cost

Typical SADP flow



1: Self Aligned Double Patterning
2: Self Aligned Quadruple Patterning

Fin Pitch Scaling


Impact on Fin Variability

- Fin Cut : *First or Last*
- *Fin taper variability or partial fin cut*


Fin Cut First : Fin Taper Issues




Fin Cut Last : Partial fin cut Issues



Increased fin taper






Partial fin cut with overlay



Fin Pitch Scaling



Impact on RMG & IO Device




- Gate work function control
- Impacts IO device performance & reliability
- Increased gate resistance hurts analog / RF design

Fin Pitch Scaling

Impact on S/D formation





- S/D design is critical for best SoC PPA
- Epi growth is vital
 - Low SD Resistance
 - High chip yield



Fin Pitch Scaling



Impact on Device



- C_{eff} reduces due to lower fringing capacitance between the fins
- l_{eff} reduces due to increase in R_{ext} (R_{mol} + $R_{silicide}$ + R_{sd})

Fin Pitch Scaling


Impact on SoC



- Significant S/D engineering is required to improve SoC performance @ iso power

Fin Height Scaling


Impact on SD formation



- SD resistance increases with taller fins

Fin Height Scaling


Impact on Device



- Diminishing l_{eff} uplift as fin height is increased

Fin Height Scaling


Impact on SoC



- Optimum H_{fin} exists for best SoC performance
 - Drive current vs. Total Capacitance trade-off

Fin Width Scaling



Impact on SoC PPA



- Device electrostatics improve significantly with fin width scaling
- SoC stand-by leakage improves with D_{fin} scaling

Fin Taper Scaling

Impact on SoC PPA




- Device electrostatics improve significantly with fin taper scaling
- SoC stand-by leakage improves with taper scaling

Gate Pitch(CPP) Scaling

Goals

CPP components:

- Gate Length
- Spacer thickness
- Contact CD




Goal of CPP Scaling

- Longer L_g → Best electrostatics, lower leakage
- Wider Contact CD → Best drive current
- Wider Spacer → Miller capacitance, V_{max} and reliability

Gate Pitch Scaling


Spacer vs. Contact CD



- Optimize spacer & contact CD for best SoC performance

Overall Scaling

Impact on SoC Performance




- Fin and CPP Scaling drives innovation in parasitics reduction (R_{ext} , C_{eff}) to meet SoC PPA

Future Directions


- 1 Innovation in device parasitic R & C reduction
- 2 FinFETs on Drugs: High Mobility Ch. Materials
- 3 New Device Architectures (FDSOI, GAA, TFET)

Challenges: Increasing Cost & Time to Market,

Advanced Device Architectures




Si FinFET




Planar

3D



2D




FDSOI





High Mobility Channel FinFET





GAAFET




Yakimets TED 2015




High Mobility Channel FDSOI
Qiu IEDM 2013



Lateral GAATFET
Zhao, JEDS 2015



Vertical GAATFET
Bijesh IEDM2013



TFET
CEA-LETI VLSI 2012

Summary

- Fin & Gate pitch scaling are increasing device parasitics (R_{ext} , R_{gate} , C_{eff}) in scaled FinFETs
- Diminishing SoC PPA benefits on scaled FinFETs without optimizing device parasitics
- S/D design & Contact materials innovation on scaled FinFET are key to maximize SoC PPA benefits
- Novel materials & device architectures (GAA, TFET, FDSOI) are emerging to address scaling challenges

Thank You



Trademark Attribution

GLOBALFOUNDRIES®, the GLOBALFOUNDRIES logo and combinations thereof, and GLOBALFOUNDRIES' other trademarks and service marks are owned by GLOBALFOUNDRIES Inc. in the United States and/or other jurisdictions. All other brand names, product names, or trademarks belong to their respective owners and are used herein solely to identify the products and/or services offered by those trademark owners.

© 2013 GLOBALFOUNDRIES Inc. All rights reserved.